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The impact of gate oxide degradation of a single pMOSFET on the performance of the CMOS NOR logic 
circuit has been examined using a switch matrix technique. A constant voltage stress of -4.0V was used to 
induce a low level of degradation to the 2.0nm gate oxide of the pMOSFET. Characteristics of the CMOS 
NOR logic circuit following gate oxide degradation are analyzed in both the DC and V-t domains. The NOR 
gate rise time increases by approximately 30%, which may lead to timing or logic errors in high frequency 
digital circuits. Additionally, the voltage switching point of the NOR logic circuit shifts by 9% which could 
affect operation of analog or mixed signal designs. This shift in NOR logic circuit performance is 
correlated to an increased channel resistance of the stressed pMOSFET.
 
Introduction
 As gate oxide thicknesses (tox) are scaled below 2.0nm, the effects of gate oxide (GOX) 
degradation become progressively more important, due in large part to an increased gate leakage current. 
Recent studies have focused on the effects of GOX degradation on CMOS inverter performance [1-8], yet 
reports on physical GOX degradation effects on other CMOS logic circuits, such as the NOR logic circuit, 
cannot be found. Additionally, much of the focus of studies on inverter performance has been on the 
voltage transfer characteristics (DC measurement) exclusive of time-domain circuit response [1, 2, 7, 8]. In 
these studies, a circuit level stress is applied to a monolithic structure thereby limiting the amount and the 
type of degradation induced to one or both of the MOSFETs. Because access to the individual MOSFETs is 
not possible in a monolithic structure, direct characterization of the individual MOSFETs is also not 
possible. 
 Only a few studies of simple integrated circuit building blocks (SICBBs), such as the inverter and 
NAND logic circuits, have used a technique in which direct characterization of individual MOSFETs 
before and after stress is possible [3, 6, 9]. A switch matrix technique is employed in these studies to 
correlate degraded MOSFET parameters such as drive current (ID) and threshold voltage (VTH) to circuit 
performance in the DC and voltage-time domain (V-t). Additionally, only a preliminary study has been 
performed on the NOR logic circuit in which the capacitive loading related to this technique has not been 
fully investigated [10].
 This study investigates the NOR logic circuit performance in the DC and V-t domains following 
degradation of a single pMOSFET with tOX of 2.0 nm using the switch matrix technique. Specifically, the 
reliability assessment of low-level GOX degradation (e.g., negative bias temperature instability [11-13], 
stress induced leakage current [14], progressive breakdown [15, 16], etc.), termed wearout in this paper, is 
investigated to help assess the impact of pMOSFET wearout on NOR logic circuit operability. The 
capacitive loading associated with the switch matrix technique is also investigated.
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Theory of Proposed Characterization Technique
 When dealing with small scale devices, the size of the capacitive load placed on the device is of 
great concern as the ability of the device to drive the load comes into question. Furthermore, the speed of 
small scale devices can easily be inhibited by the capacitive load due to charging effects. This could affect 
the ability to achieve high speed digital circuits using small scale devices. In a typical IC, several circuits 
(e.g. output buffers, charge pumps, and loop filters) can heavily load the output of a NOR logic circuit in 
both digital and mixed signal applications. The capacitive load (CL) for these circuits can be 1 pF or larger. 
Therefore, it is a definite concern that the large CL associated with the switch matrix technique could affect 
trends in fractional percent change (%∆) of V-t data, e.g. %Δ rise time (tr), when assessing the reliability of 
a SCIBB configured using this technique. Hence, simulations were performed using a 50 nm CMOS SPICE 
model on a NAND logic circuit, which demonstrates for changes in CL ranging from 10 fF up to 1 nF (but 
holding CL constant during each simulation), %Δtr remains the same (Figure 1). Wearout in the single 
pMOSFET was simulated by shifting the VTH  SPICE model parameter to match empirical data obtained by 
Ogas et al. [9].
 Furthermore, using transition times associated with the digital model of a MOSFET as described 
by Baker [17], it is shown mathematically that %Δtr is independent of CL. The digital model output tr of a 
MOSFET can be expressed as (1):
 (1).
A change in RCH can be directly related to a change in tr if a capacitive load on a NOR logic gate remains 
constant. Hence, equation 1 can then be written in terms of a change in RCH  (ΔRCH) given by:
 
 (2)
or,
 
 (3)
To obtain a fractional percentage, equation (2) is expanded and divided by the fresh value or tr (where fresh 
is defined as prior to wearout) resulting in: 
 
 (4) 
Therefore, simulations and mathematical derivations indicate the switch matrix technique is well suited to 
examine the reliability of SICBBs in the V-t domain since CL for this technique is about 900 pF and 
remains constant throughout testing.  
Figure 1. %∆tr simulated as a function of CL 
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Experimental
 The metal oxide semiconductor (MOS) devices used in this study were fabricated by SEMATECH 
using 0.1 µm CMOS technology and have a tOX of 2.0 nm. The MOSFETs configured in the NOR logic 
circuit have a width and length of 10 µm and 0.1 µm, respectively and an oxide area (AOX) of 1x10-8 cm2. 
The Agilent semiconductor characterization system used to make measurements is described in previous 
studies [6]. By applying a constant voltage stress (CVS) of -4 V to the gate of the device, GOX degradation 
is induced in a single pMOSFET. CVS is applied in cycles of 600 seconds for five consecutive cycles, with 
interruptions for device and circuit characterization at room temperature, approximately 298 K. The 
remaining MOSFETs of the NOR logic circuit are not stressed. 
 Six NOR logic circuits, with a single degraded pMOSFET configured in 1 of 2 positions (Figure 
2), were analyzed prior to and after GOX degradation is induced in the pMOSFET. The four input/output (I/
O) NOR logic circuit states investigated are summarized in Table 1. States are labeled with the pMOSFET 
position followed by the I/O state. The configurations shaded in Table I correspond to transitions in the 
NOR logic with the degraded pMOSFET in either the upper or lower position. The results are presented for 
these two configurations in which pMOSFET wearout affects the circuit performance in the voltage-time 
domain (V-t). Data collected and analyzed for the NOR logic circuit includes Vt data and voltage transfer 
characteristics (VTCs). V-t results allow for the evaluation of tr by measuring the time required for the 
output voltage to transition from 10 % to 90% of the final output value [17]. 
 Data collected for the degraded pMOSFET includes maximum drain current (ID,MAX), threshold 
voltage (VTH), and small-signal source-to-drain conductance (gsdm). The linear extrapolation technique is 
used to determine the pMOSFET VTH [17]. Additionally, gate leakage current (IG-VG) is measured following 
each stress cycle to verify operation in the wearout regime. Previous studies on inverter circuits comprised 
TABLE I
NOR GATE INPUT CONFIGURATIONS INDICATING I/O STATE
Position Configuration
Input/Output
1 2 3 4
1,2
Input A VDD GND Pulse Pulse
Input B Pulse Pulse VDD GND
Output 0 0,1 0 0,1
Grey = positions affected by degradation. 0,1 = output transition
Figure 2. NOR logic circuit with stressed pMOSFET positions circled
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of MOSFET devices with a tOX of 2.0 nm and an AOX of 1x10 6 cm2 provide a reference for expected 
wearout and breakdown regimes [4]. Ogas et al. provide further description of the measurement and choice 
of applied voltages in previous work [4].  The gsdm is measured using a small-signal conductance 
measurement similar to that described by Kong et al. [18]. The small-signal conductance measurement used 
in this study differs from Kong et al.’s method in that a 14mV RMS test signal at 1MHz is applied to the 
drain of the device under test, while the voltage sources of the Agilent 4156C parameter analyzer provide 
the gate and substrate biases through connections configured using the Agilent E5250A switch matrix.
Results
 The NOR logic circuit and pMOSFET results reported include the %Δ from fresh to wearout in 
terms of mean and standard deviation (i.e. associated error), as presented in Table 2. Sources of error 
associated with the NOR V-t measurements include differences in MOSFET characteristics between the 
devices used to configure the NOR logic circuit. Sources of error associated with the devices are due to the 
statistical nature of degradation in the channel.
A. NOR Circuit
 V-t characteristics are examined for configurations 1-2, 1-4, 22, and 2-4 (Table-1) following each 
pMOSFET stress cycle. As expected, these V-t configurations are the only configurations affected by 
pMOSFET wearout. Figure 3 shows the typical NOR V-t response for these configurations. The NOR V-t 
response for configuration 1-2 (Figure 3), shows an increase in %Δtr of approximately 24 %, relative to the 
Fresh response. The results for the remaining configurations are presented in Table-2.
TABLE 2. NOR Logic Circuit and Device Statistics
I-V Parameter Mean Standard Deviation
NOR V-t (1-2) 23.8% 5.73%
NOR V-t (1-4) 27.2% 7.25%
NOR V-t (2-2) 30.5% 6.24%
NOR V-t (2-4) 27.1% 6.20%
NOR VTC (1-4) 9.28% 1.56%
NOR VTC (2-2) 8.49% 1.28%
ID,MAX 43.4% 7.57%
VTH 23.0% 4.52%
gsdm 29.5% 8.07%
RCH 43.6% 18.2%
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 Figure 4 shows the typical NOR VTC response for configuration 22. A shift to the left in the VSP 
is observed which is indicative of pMOSFET wearout. Configuration 1-4 results in a shift of the VSP to the 
left by 9.28% while configuration 2-2 (Fig.4) exhibits a shift of about 8.49% relative to the fresh condition. 
As expected, configurations 1-2 and 2-4 are not affected by pMOSFET wearout as the degraded device is 
held at ground effectively preventing the degraded pMOSFET from significantly affecting the VTC in the 
DC domain.
Figure 4. Voltage transfer characteristics (VTC) results for the NOR circuit in configuration 2-2. A 
shift to the left in the voltage switching point (VSP) is observed from fresh to wearout. Similar results 
are observed for configuration 1-4.
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Figure 3. Voltage-time domain (V-t) results for the NOR logic circuit following wearout in a single 
pMOSFET. Significant changes in rise time (tr) from fresh to wearout are apparent as shown for 
configuration 1-2. Similar results were observed for configurations 1-4, 2-2, and 2-4. The time axis is 
displayed in arbitrary units (a.u.).
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B. pMOSFET 
 Following induced wearout, the pMOSFET DC characteristics exhibit an increase in VTH by 23.0% 
(Fig. 5), a decrease in ID,MAX  (Fig. 5 inset) by 43.4 %, and a decrease in gsdm (Fig. 6) by 29.5 % relative to 
the fresh condition.
Figure 5. Typical pMOSFET linear drain current versus gate voltage (linear ID-VG) results for fresh 
through wearout. A shift to the right from fresh to wearout is indicative of increased VTH. (The inset 
illustrates that typical pMOSFET drain current versus drain voltage (ID-VD) results for fresh 
through wearout showing a decrease in ID,MAX with increasing wearout, in which ID,MAX data is 
measured at VD=VG=VDD. The gate voltage is held constant at -1 V throughout the test.)
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Discussion
A.NOR Logic Circuit
 The degree of degradation observed in the time domain by the NOR logic circuit appears to be 
more significant than the degradation exhibited in the VTCs under equivalent test conditions (Figs. 3 and 4) 
as the VTCs display a full logic transition with a smaller shift in circuit performance relative to the fresh 
condition. Cheek et al. reported similar results following inverter circuit analysis [6]. Taur and Ning 
describe the pMOSFET as the “pull-up” device and the nMOSFET as the “pull-down” device[18]. 
Therefore, a degraded pMOSFET is expected to affect only the tr [3] and a degraded nMOSFET affects the 
fall time (tf). Hence, a change in tf is not expected nor is it observed. A similar correlation can be made for 
the NOR VTCs from Fig. 4, in which the leftward shift of the VSP is directly related to a decrease in 
pMOSFET performance. This can be explained intuitively by comparing the strength of the pMOSFETs to 
the nMOSFETs. As the pMOSFET is degraded it becomes weaker and the nMOSFETs of the circuit begin 
to dominate the VTC allowing for an earlier “pull down” effect or an earlier VSP. Similar results were 
observed for inverters in which a degraded pMOSFET and a fresh nMOSFET shifted the VSP to the left [4, 
6].
B. pMOSFET
 By using the switch matrix technique, it is seen that the NOR logic circuit response is significantly 
impacted by single pMOSFET wearout. The degraded pMOSFET characteristics suggest degradation in the 
channel as the cause for the large change in tr as both VTH and ID,MAX are related to channel resistance. To 
ensure traditional breakdown events have not occurred and influenced results, the IG-VG data of the 
degraded pMOSFET is compared to that of a device progressively degraded to a traditional breakdown 
event (Fig. 7 ). The wearout region investigated (Fig. 7) corresponds to the region of operation for the 
stressed pMOSFETs used in this study. It should be noted that a progressive increase in current is observed 
in the CVS test which may be an indication of progressive breakdown [12, 20].
Figure 6. Results of small-signal conductance measurement showing a decrease in source-drain 
conductance as a function of VSG from fresh to wearout. Results are measured at VG=VDD=-1V.
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C. Channel Resistance 
 RCH was investigated experimentally to confirm the direct relation between %∆tr and %∆RCH. %
∆RCH values were obtained by measuring gsdm using a small-signal conductance measurement as described 
by Kong et al. [18]. To verify this technique is applicable to the pMOSFET, a similar derivation for gsdm is 
calculated from the DC drain current equation of an pMOSFET based upon the gradual channel 
approximation [21]. These calculations result in:
 (4)
where ,
 (5)
and, 
. (6)
RSD is the total parasitic source and drain resistance measured in series with RCH. RSD can be assumed to be 
small compared to RCH  [21, 22] and to remain fairly constant after CVS, as the majority of the pMOSFET 
degradation occurs in the channel [23]. Therefore, equation 4 can be approximated by:
. (7)
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Figure 7. Log plot of the gate current versus gate voltage response a degraded pMOSFET 
progressively stressed to hard breakdown. The encircled wearout region illustrates the Fresh to 
wearout IG-VG response for the degraded pMOSFETs used in this study. The full range of oxide 
degradation is shown to highlight the low-leakage regime which suggests that a traditional oxide 
breakdown is not being induced in the pMOSFETs [24]. The arrow indicates the progression of 
increased degradation.
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or equivalently,
 (8).
A correlation between %∆RCH and gsdm can be derived using equation 8. ∆RCH can be written as:
 (9).
Using a common dominator (9) can be written as:
 (10).
Dividing by RCH,Fresh to convert (10) to percent change results in:
, (11)
which was shown to be proportional to %∆tr in both equation (3) and experimentally in Fig. 8.
 
Conclusions
 The results reported show that wearout in one pMOSFET of a NOR logic circuit leads to a 
significant increase in tr attributed to a decrease in gsdm or equivalently, an increase in RCH. The changes in 
NOR logic circuit performance in the V-t domain may affect the ability of the circuit to operate properly, 
particularly in applications requiring high speed switching. Furthermore, this study suggests that the NOR 
circuit configuration is less sensitive to single pMOSFET wearout than the NAND circuit. This study 
further validates the use of the switch matrix technique for circuit reliability analysis in the Voltage-time 
domain. It has also been proposed and shown that the small-signal conductance measurement can be 
employed using a switch matrix technique to characterize the reliability of SICBBs and MOSFETs. 
Additionally, it is shown that the relatively heavy capacitive load associated with the switch matrix 
technique does not affect the viability of the technique when characterizing devices and SICBBs. 
Figure 8. %∆RCH of a single degraded pMOSFET and corresponding %∆tr of the associated NOR 
logic circuit. Linear fit shows the direct proportionality between %∆RCH and %∆tr.
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